Abstract -A charge pump is DC/DC converter that produces a higher output voltage than power supply or generates a negative output voltage. Some variants of charge pumps work as voltage regulator, too. A charge pump is realised by capacitors, transistors and/or diodes. Therefore, some charge pumps are integrated directly to the systems that use these charge pumps. E.g. Fig. 1 . This is the schematic diagram of the Nth order DCP. Therefore, DCP uses N capacitors for transfer charge (C1 to CN), one capacitor CL at the output and N+1 diodes (D1 to DN+1). We don't calculate the stray capacitance CS [1] now because we assume a charge pump in discrete form and we use capacitors with relatively high capacitance (C >> CS).
This variant of charge pump uses two-phase nonoverlapped clock marked as clka and clkb. These clocks have swing in a range from GND to VIN.
The maximal value of the voltages on diode cathodes are gradually increased to 2⋅VIN, 3⋅VIN,…, N⋅VIN and (N+1)⋅VIN, ideally. The influence of the finite forward voltage drop VD of used diodes leads to decreasing the output voltage about (N+1)⋅VD. Thus, the no-load output voltage VO of positive Dickson charge pump of the Nth order applies according (1) . We don't calculate the stray capacitance CS [1] now because we assume a charge pump in discrete form and we use capacitors with relatively high capacitance (C >> CS).
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where VIN is the input voltage, VO is the no-load output voltage, VD is the diode forward voltage drop, N is the number of stages.
The influence of resistive load RL is described by the circuit accorded to Fig. 2 . A charge pump is substituted as an ideal voltage source VO with series resistance RS. The output voltage of DCP at load is applied accorded to (2) .
where VOUT is the output voltage at load, VO is the no-load output voltage, RS is the output series resistance, VOUT is the load current.
References [1] and [2] define the output series resistance RS as (3) .
where RS is the output series resistance, N is the number of stages, f is the clocking frequency, C is the capacitance of transfer capacitors.
The validity of (3) is limited by a finite resistance of used diodes and finite output resistance of clock drivers for generating signals clka and clkb. Equation (3) assumes that influence of the resistance of diodes and clock drivers are sufficiently small to equivalent resistance of transfer capacitors. This condition is granted for a low capacitance of the transfer capacitors The published research results were supported by the Internal Grant Agency of University of Pardubice, the project SGS_2017_030.
usually. But for relatively high values of the transfer capacitance, (3) is invalid.
II. NEGATIVE DICKSON CHARGE PUMP
We can modify standard DCP to negative DCP by simply modification of the original circuit. The polarity of all diodes must be changed and the first diode D1 must be connected to ground. Now, the minimal value of the voltages on diode anodes are gradually decreased to -VIN, -2⋅VIN,…, -N⋅VIN, ideally. After assuming the diode forward voltage drop, we get no-load output voltage (4) .
Schematic diagram of proposed practical realisation of negative DCP is shown on Fig. 3 . This solution uses two transistor inverters M1a, M1b and M2a, M2b as clocking buffers (transistors M3a, M3b invert input clocks only). Clocking signal clka, clkb is overlapped now. But generating non-overlapped clocking signal is circuity complicated.
The output series resistance RS (3) must to be increased by output resistance of clocking buffers and resistance of diodes. Output resistance of clocking buffer is a finite resistance of a transistor channel in ON state.
We concentrate to the function of the first two stages now. In the first phase (clka = VIN and clkb = GND), the capacitor C1 is charged through diode D1 and transistor M1b. In the second phase (clka = GND and clkb = VIN), the capacitor C1 is grounded via transistor M1a that charges the capacitor C2 through diode D2 and transistor M2b. Described function can be generalized to all stages and then we get revised output series resistance RSR (5). We assume nought ESR (equivalent series resistance) of used capacitors, thus the transfer capacitors are ideal.
where RSR is the revised output series resistance, N is the number of stages, f is the clocking frequency, C is the capacitance of transfer capacitors, RDSNMOS, RDSPMOS, RD are the resistances of transistor channel or diode in ON state.
Values RDSNMOS, RDSPMOS, RD are a strongly depended on applied voltage because transistors and diodes have nonlinear I-V characteristics. Right values of these resistances must be determined from I-V characteristics for actual voltages or currents values. (2), (4) and (5). Table I documents that calculated and simulated results are very similar (the relative difference is a lower the 0.6%) up to the output current IOUT = -1 mA. Results for other values of the output current are more different, because values of resistances RDSNMOS, RDSPMOS, RD are invalid for a higher current. These resistances were calculated for current 1 mA.
Simulated results were verified by measurement. Presented negative DCP of the 7 th order was realized on PCB by discrete devices listed above. These results are described in chapter IV. Proposed realization of negative FCP is shown in Fig. 5 . The first switch (see Fig. 4 to the first stage) is realized by diode Dx (x is number of the stage). The second switch is realized by transistor Mxa and the third switch is realized by transistor Mxb. Other two transistors Mxc and Mxd forms inverter that drives the next stage (x+1). This inverter is a necessary for generating the opposite clock phase and for a level shifting [7] , but the presence of this inverter complicates construction and evokes a leakage current.
The calculation of the FCP series output resistance is very complicated. The capacitors are charged to various voltages (DCP capacitors increase their voltage about VIN for one stage) and currents of switches have various values too (DCP switches have a similar average value of a current). The I-V characteristic of a diode is defined by Shockley equation (6) [6] , thus the static diode resistance is decreased with increased current. Similarly, the I-V characteristic of a MOSFET in the linear region is defined by (7) [6] , thus the static channel resistance is strongly depended on the gate voltage and channel voltage (the gate voltage is gradually increased in each FCP stage). Certainly, the series output resistance of FCP has a lower value than DCP.
where ID, VD are the diode current and voltage, IS is the reverse-bias saturation current, VT is the thermal voltage.
where K is the conduction parameter, ID, VDS are the channel current and voltage, VGS is the gate voltage, VGS(th) is the threshold gate voltage. 
IV. VERIFICATION
The function of the presented charge pumps was verified by measurement of their key parameters. The photography of realized charge pumps shows Fig. 6 .
Firstly, we measured the dependencies of the output voltage and efficiency on the output current. Schematic diagram of the circuit is shown in Fig. 7 .
In the time of the measurement, the constant value of then input voltage VIN = 3V was regulated for compensation of a voltage drop of the ammeter A1. The efficiency was calculated from standard definition as a ratio between output power and consumed input power (8). The measured results are compared with simulated results by graphs that show Fig. 8 and Fig. 9 . Secondly, the rise time of the output voltage at the output current IOUT = -1 mA was measured. The DCP had the rise time tRDCP = 64.6 ms and the FCP had the rise time tRFCP = 11.8 ms. These values are related to the output series resistance, thus FCP with a lower output series resistance has a lower rise time.
Thirdly, the output ripple peak-to-peak voltage for output current IOUT = -1 mA was measured. The DCP had the ripple voltage VRp-p = 10 mV and the FCP had the ripple voltage VRp-p = 10 mV, too. These values are related to the output current, clocking frequency and capacitive load. But these parameters are the same for DCP and FCP.
V. CONCLUSION
The principle of Dickson charge pump and Fibonacci charge pump for generating a negative voltage was presented. We generated the output voltage VOUT = -18.5 V (from power supply 3 V) approximately at the output current IOUT = -1 mA.
The results from simulations in LTspice XVII was verified by measurement of the discrete realization of the presented charge pumps. Presented differences between simulation and measurement are caused e.g. by a diversity of a threshold voltage of used transistors.
A Fibonacci charge pump uses a lower number of stages, has a lower series output resistance and a lower rise time. This pump is suitable for a higher output current, especially. A Dickson charge pump has a more primitive structure but uses a higher number of capacitors. The proposed Dickson charge pump uses 8 capacitors, but Fibonacci charge pump uses 5 capacitors only.
